Marco Caldari

Learn More
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, arithmetic units, address generators, caches, etc) communicate among each other over shared resources (buses). Until recently, modeling architectures required pin-level hardware(More)
The specification on power consumption of a digital system is extremely important due to the growing relevance of the market of portable devices and must be taken into account since the early phases of a complex System-on-Chip design. In this paper some guidelines are provided for the integration of the information on power consumption in the executable(More)
Bus performances are extremely important in a platform-based design. System Level analysis of bus performances gives important information for the analysis and choice between different architectures driven by functional, timing and power constraints of the System-on-Chip. This paper presents the effect of different arbitration algorithms and bus usage(More)
This paper proposes a methodology for the extension of SystemC to mixed signal systems. An oscillator made up of an inverter chain has been used to test the accuracy and stability of the algorithm proposed. Finally a simulation of a complex mixed-signal fuzzy controller is used to show the speed up achievable with a high level description of the analog(More)
High level design methodologies are needed to overcome the complexity of System on Chip design. In this paper the SystemC environment has been used to design a Bluetooth transceiver. The high simulation speed allowed a high level performance analysis of the IP developed and the definition of an algorithm for selecting the best packet type in presence of(More)
The paper presents a methodology to integrate information on power consumption in a high level functional description of a System-on-chip. The power dissipated during the execution of each system level instruction, stored in a Look-up Table, is used in a System level simulation. The methodology has been applied to the design of an I 2 C bus driver