Marco Antonio Gurrola-Navarro

Learn More
This is an analysis of a common source CMOS transconductor based on a Multiple-input Floating Gate MOS transistor with feedback configuration. This analysis allows to visualize the specific way to find the operating point of the amplifier, when it is used as a transconductor. In this work, both theoretical and experimental results are presented. Here, the(More)
The extraction of the floating gate voltage on the Multiple-Input Floating-Gate Transistor is discussed in order to understand their behavior in a better way. The lack of linearity at very low voltage is discussed. The presence of a residual charge on the floating gate is experimentally shown despite the use of metal contact to discharge it. This analysis(More)
The Floating Gate MOS Transistor with Multiple Inputs is a device that offers some advantages with regard to the conventional MOS transistor. However, even today, there is a lack of formal and detailed analysis about the analog model in the literature. An accurate model of this device is very important for designing high performance analog cells. In this(More)
A MATLAB method is introduced for biasing CMOS analog cells operating in weak inversion region and based on the Multiple-Input Floating Gate MOS Transistor. Despite SPICE language is a widely accepted tool to design CMOS analog cells, it has some problems to simulate circuits based on the Multiple-Input Floating Gate Transistor since floating nodes appear(More)
This paper presents a technique for improving the response of amplifier implemented with multiple inputs floating gate transistor for processing input signals of very small amplitude. With the technique presented here, it is possible to improve the transconductance of the amplifier, maintaining all the positive features of the device as variable threshold(More)
The design and validation of an architecture of a CMOS mixed-signal correlator in VLSI technology based on the Multiple-Input Floating Gate MOS Transistor is introduced. The key element of this architecture is a single transistor with 513 inputs. The system includes one pair of configurable shift registers, a comparator stage with hysteresis and an output(More)