Mahadeva Iyer Natarajan

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
The voltage to damage a chip under the ESD test is often higher than several hundred volts. However, we have observed that the voltage below 6V still can damage the chip to induce the yield-loss of a product in the production line. It is because that the voltage is high enough to damage the components of the low voltage circuits (1.8V), but is still too low(More)
  • 1