M. Muzaffar Rao

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
We propose high speed architecture for Keccak using Look-Up Table (LUT) resources on FPGAs, to minimize area of Keccak data path and to reduce critical path lengths. This approach allows us to design Keccak data path with minimum resources and higher clock frequencies. We show our results in the form of chip area consumption, throughput and throughput per(More)
  • 1