M. Laurentin

Learn More
This paper presents a functional abstracter for CMOS VLSI. A gate-level description is detived from a transistor-level description of the circuit and the logic equations are then expressed in behavioura! VHDL. This tools doesn't use any ceil library and much of this paper describes the models used and implemented in DESB. 1 Introduction Methods for(More)
  • 1