Learn More
A hardware sorter suitable for VLSI implementation is proposed. I t operates in a parallel and pipelined fashion, with the actual sorting time absorbed by the inputloutput time. A detailed VLSI implementation is described which has a very favorable device count compared to existing static RAM. 1. Introduction Sorting is one of the most important operations(More)
  • 1