Learn More
In this paper, the design of a 1.2 V charge pump circuit suitable for PLL-based frequency synthesizer with low spurious tone requirement is presented. The proposed charge pump circuit improves current matching in a wide output voltage range by applying a replica biasing technique with a new feedback structure that provides more stable operation. The(More)
However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and(More)
In evaluating Continuous-Time Sigma Delta (ΣΔ) Modulators, the generation of highly accurate results requires long simulation time due to the nonlinear nature of the system. In most cases, a compromise has to be made to trade off precision for speed [2]. This paper presents a circuit-based high level model implemented in the MATLAB SIMULINK(More)
VCO has been the central block of a PLL used for on-chip clock generation. Due to the variation in process, voltage and temperature, the ratio of the VCO frequency at the fastest condition to the slowest condition could be a factor of 2∼3. Also, significant variation of VCO gain is expected. For the same target VCO frequency, the loop bandwidth and(More)