Lillian Tadros

Learn More
The rise of multi-core architectures has reached the embedded hard real-time domain, in which predictable timing behaviour is the key factor. Although cache memory and even cache coherence mechanisms are provided in most of these systems, when it comes to the execution of timing critical applications, caches are typically disregarded and accesses to shared(More)
  • 1