Learn More
Power-gating is a promising technique to mitigate the increasing static power of on-chip routers. Clos networks are potentially good targets for power-gating because of their path diversity and decoupling between processing elements and most of the routers. While power-gated Clos networks can perform better than power-gated direct networks such as meshes, a(More)
Parameter identification plays an important role in speed estimation schemes. This paper presents a speed estimation scheme based on second-order sliding-mode supertwisting algorithm (STA) and model reference adaptive system (MRAS) estimation theory, in which both variations of stator resistance and rotor resistance are deliberately treated. A stator(More)
Hardware Transactional Memory (HTM) systems implement version management and conflict detection in hardware to guarantee that each transaction is atomic and executes in isolation. In general, HTM implementations fall into two categories, namely, eager systems and lazy systems. Lazy systems have been shown to exploit more concurrency from potentially(More)
This paper proposes a new method to diagnosis rotor faults in rotor field oriented controlled (RFOC) induction motors (IMs). It is theoretically proved that the ratio between the amplitude of the oscillating component and the average of torque current in the d-q reference frame allows detection and quantification of the extension of the fault. Motor(More)
Rotor time constant identification is necessary for high-performance indirect field oriented control of induction motor drives. Meanwhile, speed sensorless technique has many advantages such as low cost and reduced hardware complexity. In recent years, the estimation methods for motor speed have respectively grown to maturity, but the research in the(More)
Hardware Transactional Memory (HTM) promises to simplify parallel programming on shared-memory chip multiprocessors by providing atomic execution of code blocks. Concurrently, Networks-On-Chip (NOCs) have emerged as an efficient on-chip communication infrastructure but have been largely neglected in HTM designs. In this work, we explore the interaction(More)
This paper proposes an improved Sliding-Mode Observer (SMO) for the sensorless control of a five-phase induction motor, which substitutes a sigmod function for the sign function. The conventional SMO is robust against parameter variations and disturbances, however, it has serious chattering problem in the steady state. The proposed method is utilized to(More)
Hardware Transactional Memory (HTM) promises to ease multithreaded parallel programming with uncompromised performance. Microprocessors supporting HTM implement a conflict detection mechanism to detect data access conflicts between transactions. Understanding the on-chip network bandwidth utilization of such mechanisms is important as the energy and latency(More)
This paper proposes a new current based diagnosis method, which is the so called current product signal analysis method (CPSA), for rotor fault diagnosis in induction motors. The major theoretical principles of CPSA are presented in this paper and it is shown that rotor faults can be effectively detected. Extensive simulation and experimental results(More)
This paper deals with fault-tolerant control of five-phase induction motor (IM) drives under single-phase open. By exploiting a decoupled model for five-phase IM under fault, the indirect field-oriented control ensures that electromagnetic torque oscillations are reduced by particular magnitude ratio currents. The control techniques are developed by the(More)