Leandro Zafalon Pieper

Learn More
This paper addresses the design of efficient 2's complement 64-bit array multipliers. We propose the combination of radix-2<sup>m</sup> dedicated multiplier blocks and adder compressors that leads to the reduction of partial product lines, and hence to the higher performance and least power consumption. The flexibility of the architecture allows for the(More)
  • 1