L. Stok

Learn More
<italic>In this paper a computer program for the construction of a schematic diagram (the artwork) from a net list (the network) is presented. The network-to-artwork generator is composed of a separate placement (Pablo) and a routing part (Eureka). For both parts algorithms, following guidelines traditionally used in manual drawing of schematic diagrams,(More)
During the automatic generation of complex VLSI-circuits from a high level description it is necessary to provide some graphical feedback to the designer. This can be done by drawing a schematic diagram of a temporarily constructed network. To overcome the time consuming manual drawing of such diagrams, an automatic schematic diagram generator is developed.(More)
Logic synthesis is the process of automatically generating optimized logic-level representation from a high-level description. With the rapid advances in integrated circuit technology and the resultant growth in design complexity, designers increasingly rely on logic synthesis to shorten the design time while achieving performance objectives. This paper(More)
This paper describes optimization techniques using don't-care conditions that span the domain of high-level and logic synthesis. The following three issues are discussed: 1 how to describe and extract don't-care conditions from high-level descriptions; 2 how t o p a s s don't-care conditions from high-level to logic synthesis ; and 3 how to optimize the(More)
  • 1