Kyosei Yanagida

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Most modern field-programmable gate arrays (FPGAs) employ a look-up table (LUT) as their basic logic cell. Although a k-input LUT can implement any k-input logic, its functionality relies on a large amount of configuration memory. As FPGA scales improve, the increased quantity of configuration memory cells required for FPGAs will require a larger area and(More)
  • 1