Learn More
— I discuss connectivity between neuromorphic chips, which use the timing of fixed-height, fixed-width, pulses to encode information. Address-events—log 2 (N)-bit packets that uniquely identify one of N neurons—are used to transmit these pulses in real-time on a random-access, time-multiplexed, communication channel. Activity is assumed to consist of(More)
The theory of "parallel pathways" predicts that, except for a sign reversal, ON and OFF ganglion cells are driven by a similar presynaptic circuit. To test this hypothesis, we measured synaptic inputs to ON and OFF cells as reflected in the subthreshold membrane potential. We made intracellular recordings from brisk-transient (Y) cells in the in vitro(More)
Retinal ganglion cells adapt their responses to the amplitude of fluctuations around the mean light level, or the "contrast." But, in mammalian retina, it is not known whether adaptation arises exclusively at the level of synaptic inputs or whether there is also adaptation in the process of ganglion cell spike generation. Here, we made intracellular(More)
Hardware implementations of spiking neurons can be extremely useful for a large variety of applications, ranging from high-speed modeling of large-scale neural systems to real-time behaving systems, to bidirectional brain-machine interfaces. The specific circuit solutions used to implement silicon neurons depend on the application requirements. In this(More)
The goal of perception is to extract invariant properties of the underlying world. By computing contrast at edges, the retina reduces incident light i n tensities spanning twelve decades to a twentyfold variation. In one stroke, it solves the dynamic range problem and extracts relative reeec-tivity, bringing us a step closer to the goal. We h a ve built a(More)
Authorization to photocopy items for internal or personal use, or the internal or personal use of specific clients, is granted by Kluwer Academic Publishers for users registered with the Copyright Clearance Center (CCC) Transactional Reporting Service, provided that the base fee of $8.50 per copy per article is paid directly to CCC. For those organizations(More)
—We present a transmitter for a scalable multiple-access inter-chip link that communicates binary activity between two-dimensional arrays fabricated in deep submicrometer CMOS. Transmission is initiated by active cells but cells are not read individually. An entire row is read in parallel; this increases communication capacity with integration density.(More)
This paper describes the design of the first hardware system to provide computational neuroscientists with the capability of performing biological real-time simulations of a million neurons and their synaptic connections. ABSTRACT | In this paper, we describe the design of Neurogrid, a neuromorphic system for simulating large-scale neural models in real(More)