Kush Gulati

Learn More
This thesis presents the concept, theory and design of a low power CMOS analog-to-digital converter that can digitize signals over a wide range of bandwidth and resolution with adaptive power consumption. The converter achieves the wide operating range by reconfiguring (1) its architecture between pipeline and delta-sigma modes (2) by varying its circuit(More)
We present a protocol for determining the relative orientation and dynamics of A-form helices in 13C/15N isotopically enriched RNA samples using NMR residual dipolar couplings (RDCs). Non-terminal Watson-Crick base pairs in helical stems are experimentally identified using NOE and trans-hydrogen bond connectivity and modeled using the idealized A-form helix(More)
—A 12 bit 200 MS/s analog-to-digital converter (ADC) applies techniques of zero-crossing-based circuits as a replacement for high-gain high-speed op-amps. High accuracy in the residue amplifier is achieved by using a coarse phase in ZCBC followed by a level-shifting capacitor for fine phase. Sub-ADC flash com-parators are strobed immediately after the(More)
  • Haiqian Cheng, Berthold K P Horn, Paul Fiore, Nicole Love, Kinh Tieu, Erik Rauch +11 others
  • 2013
The time-to-collision task is that of estimating the ratio of the distance of an object to the relative velocity in the direction of that object, based on time-varying images resulting from the 3-D motion of a camera with respect to the object. Traditional methods require large amounts of memory and computation time, and are not suited for real time(More)
A 12-bit 200MS/s zero-crossing based pipeline ADC is presented. A coarse phase followed by a level-shifted fine phase is employed for higher accuracy. To enable high frequency operation, sub-ADC flash comparators are strobed immediately after the coarse phase. The ADC occupies 0.276mm 2 in 55nm CMOS and dissipates 28.5mW. 62.5dB SNDR and 78.6dBc SFDR with a(More)
  • 1