Kun-Peng Yang

Learn More
YL et al. CASA: A new IFU architecture for power-efficient instruction cache and TLB designs. Abstract The instruction fetch unit (IFU) usually dissipates a considerable portion of total chip power. In traditional IFU architectures, as soon as the fetch address is generated, it needs to be sent to the instruction cache and TLB arrays for instruction fetch.(More)
  • 1