Kun Katsumata

Learn More
A high-performance VLSI CPU subsystem for an Ada-oriented 32-bit Instruction Set Architecture was effectively designed and validated on a short schedule using the ISP' hardware descriptive language and N.mPc functional simulation tools. The architecture employs a horizontal microcode structure that drives numerous parallel hardware functions to achieve a(More)
  • 1