Kumar Venkat

Learn More
Abshrrct: Resistance of VLSI interconnections has become significant due to large die sizes and sub-mkm geometries in high performance designs. Previous studies have proposed optimal repeater schemes wing slmple buffers for delay optimization of the interconnection. This paper proposes a more general approach that handles arbitrary logic gates as well as(More)
  • 1