Krishna Reddy Dusety

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
One of the fundamental problems in Deep Sub Micron (DSM) circuits is Simultaneous Switching Noise (SSN), which causes voltage fluctuations in the circuit power/ground networks. In this work we propose a CAD optimization technique to spread out the switching times of different gates in a circuit to reduce its SSN, by sizing them appropriately. We make sure(More)
  • 1