Koyo Nitta

Learn More
This paper proposes a new architecture for VASA, a single-chip MPEG-2 422P@HL CODEC LSI with multi-chip configuration for large scale processing beyond the HDTV level, and demonstrates its flexibility and usefulness. This architecture consists of triple encoding cores, a decoding core, a multiplexer/de-multiplexer core, and several dedicated(More)
This paper proposes a new architecture for a single-chip MPEG-2 video encoder with scalability for HDTV and demonstrates its exibility and usefulness. The architecture based on three-layer cooperation provides exible data-transfer that improves the encoder from the standpoints of versatility, scalability, and video quality. The LSI was successfully(More)
  • 1