Author pages are created from data sourced from our academic publisher partnerships and public sources.
Share This Author
A New Novel Low Power Floating Point Multiplier Implementation Using Vedic Multiplication Techniques
In this paper, Vedic Multiplication Technique is used to implement IEEE 754 Floating point multiplier. The Urdhva-triyak bhyam sutra is used for the multiplication of Mantissa. The underflow and over… Expand