Kookpyo Lee

Learn More
This paper presents a high-level design methodology applied on a Network SoC using SystemC. The topic will emphasize on high-level design approach for intensive architecture exploration and verifying cycle accurate SystemC models comparative to real Verilog RTL models.Unlike many high-level designs, we started the project with working Verilog RTL models in(More)
  • 1