- Full text PDF available (3)
- This year (0)
- Last five years (0)
The logic of equality with uninterpreted functions has been proposed for verifying abstract hardware designs. The ability to perform fast satissability checking over this logic is imperative for this veriication paradigm to be successful. We present symbolic methods for satissability checking for this logic. The rst procedure is based on restricting… (More)
We define a notion of equivalence for designs containingblack boxes i.e., components whose functionality is notknown; these arise naturally in the course of hierarchicaldesign. Using this notion, we describe a sound andcomplete methodology for optimizing such designs.
We define a notion of equivalence for designs containing black boxes i.e., components whose functionality is not known: these arise naturally in the course of hierarchical design. Using this notion, we describe a sound and complete methodology for optimizing such designs.