Kenta Sogo

  • Citations Per Year
Learn More
This paper presents a ring voltage-controlledoscillator (ring-VCO)-based sub-sampling phase locked loop(PLL) CMOS circuit with low phase noise and low jitter. A 2.08 GHz PLL is developed by use of 65 nm CMOS technology. The in-band phase noise is -119.1 dBc/Hz at 1 MHz and the output jitter integrated from 1 kHz to 10 MHz is 0.73 ps (rms) with the power(More)
  • 1