Kaushik Narayanun

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
We present a programmable method for shift-clock stagger assignment to reduce power supply noise during systemon-chip (SoC) testing. An SoC design is typically composed of several blocks and two neighboring blocks that share the same power rails should not be toggled at the same time during shift. Therefore, the proposed programmable method does not assign(More)
  • 1