Karanth Shankaranarayana

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
complexity of the functionalities and the resultant growth in number of gates integrated in a chip coupled with shrinking geometries and short cycle time requirements bring in several challenges into the design of present day VLSI chips. In this paper we present the challenges faced and the approaches successfully adopted in the design of a complex 2.5(More)
  • 1