Skip to search formSkip to main contentSkip to account menu
The Landscape of Parallel Computing Research: A View from Berkeley
TLDR
The parallel landscape is frame with seven questions, and the following are recommended to explore the design space rapidly: • The overarching goal should be to make it easy to write programs that execute efficiently on highly parallel computing systems • The target should be 1000s of cores per chip, as these chips are built from processing elements that are the most efficient in MIPS (Million Instructions per Second) per watt, MIPS per area of silicon, and MIPS each development dollar.
OSKI: A Library of Automatically Tuned Sparse Matrix Kernels
TLDR
An overview of OSKI is provided, which is based on research on automatically tuned sparse kernels for modern cache-based superscalar machines, and the primary aim of this interface is to hide the complex decision-making process needed to tune the performance of a kernel implementation for a particular user's sparse matrix and machine.
View via Publisher
A case for intelligent RAM
TLDR
The state of microprocessors and DRAMs today is reviewed, some of the opportunities and challenges for IRAMs are explored, and performance and energy efficiency of three IRAM designs are estimated.
View via Publisher
Optimization of sparse matrix-vector multiplication on emerging multicore platforms
TLDR
This work examines sparse matrix-vector multiply (SpMV) - one of the most heavily used kernels in scientific computing - across a broad spectrum of multicore designs, and presents several optimization strategies especially effective for the multicore environment.
View on ACM
A view of the parallel computing landscape
Writing programs that scale with increasing numbers of cores should be as easy as writing programs for sequential computers.
View on ACM
Titanium: A High-performance Java Dialect
TLDR
This work discusses the main additions to Java are immutable classes, multidimensional arrays, an explicitly parallel SPMD model of computation with a global address space, and zone-based memory management, and reports progress on the development of Titanium.
View via Publisher
Parallel programming in Split-C
The authors introduce the Split-C language, a parallel extension of C intended for high performance programming on distributed memory multiprocessors, and demonstrate the use of the language in…
View on ACM
UPC: Distributed Shared-Memory Programming
TLDR
This tutorial jumps right in to the power of UPC without dragging you through basic programming, with examples of both the UPC Programming Model and UPC Library in action.
Introduction to UPC and Language Specification
TLDR
UPC is a parallel extension of the C programming language intended for multiprocessors with a common global address space to provide efficient access to the underlying machine and to establish a common syntax and semantics for explicitly parallel programming in C.
Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures
TLDR
This work explores multicore stencil (nearest-neighbor) computations - a class of algorithms at the heart of many structured grid codes, including PDE solvers - and develops a number of effective optimization strategies, and builds an auto-tuning environment that searches over the optimizations and their parameters to minimize runtime, while maximizing performance portability.
View on IEEE
...
...
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License