K. A. Karthigeyan

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
The Delta-Sigma Modulator (DSM) is predominantly used to control the fractional division part of the PLL based Fractional-N Frequency Synthesizer. In this paper a third order Multi Stage Noise Shaping (MASH) Delta-Sigma Modulator architecture is designed using Verilog code. Simulated output is implemented in a SoC based Field programmable gate array (FPGA),(More)
  • 1