Junhao Niu

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
The main methodologies and recent patents on test wrapper design have been reviewed in this paper. The design of three-dimension test wrapper for IP module in System on Chip is a NP Hard problem. As the test time of an IP module is determined by the longest wrapper scan chain and each TSV has area costs and is a potential source of defects, it is necessary(More)
  • 1