Jun-Zhe Huang

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
An area-e±cient high-throughput shift-based LDPC decoder architecture is proposed. The specially designed (512, 1,024) parity-check matrix is e®ective for partial parallel decoding by the min-sum algorithm (MSA). To increase throughput during decoding, two data frames are fed into the decoder to minimize idle time of the check node unit (CNU) and the(More)
  • 1