Learn More
To get efficient HW management in 2D Reconfigurable Systems, heuristics are needed to select the best place to locate each arriving task. We propose a technique that locates the task next to the borders of the free area for as many cycles as possible, trying to minimize the area fragmentation. Moreover, we combine it with a look-ahead heuristic that allows(More)
I%ispaper descnkr a set ofhewirticx den " gned to @de the behaviourofa@baJb rwach-at@boundh ardwa?t? Wnmkw4n area estbn~ " on hewistic, ineludngintemwwction w is used m cost j%nction to be minimized A akri@ space bounding hewisticahwstopmnet heaktigmpacein arnoteintelkgentway than &systems do. The tnah now?ltyir the incoqxwa&m of akrign space seamh gw.aSng(More)
This research work presents a novel proposal to get hardware multitasking in 3D FPGAs. Such architectures are still academic, but recent advances in 3D IC technologies allow foreseeing true 3D FPGAs in the near future. Starting from models for the 3D FPGA and for the tasks, an efficient technique for managing the 3D reconfigurable resources is proposed.(More)
Current partitioning codesign tools often simplify the communication channel features by working with generic abstract channels, which in a following step, are mapped into the actual ones. However, this mapping process can critically affect the performance of a solution. Hence, we have developed a novel methodology that studies the communications in depth,(More)
This paper explains a new technique to estimate free area fragmentation, when hardware multitasking is being considered on a 2D FPGA. The importance of a good fragmentation metric is stated, as well its use as allocation heuristic and as defragmentation alarm. We present a new fragmentation metric based on the relative quadrature of the free area perimeter,(More)