Sorry, we do not have enough data to show an influence graph for this author.
- Full text PDF available (1)
Journals and Conferences
A technique is described to dynamically limit power dissipation in heavily pipelined digital circuits. Stages in the pipeline are clock gated based upon validity of data at that stage. As the pipe… (More)