#### Filter Results:

- Full text PDF available (77)

#### Publication Year

1993

2015

- This year (0)
- Last 5 years (28)
- Last 10 years (58)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Mazhar Alidina, José C. Monteiro, Srinivas Devadas, Abhijit Ghosh, Marios C. Papaefthymiou
- IEEE Trans. VLSI Syst.
- 1994

We address the problem of optimizing logic-level sequential circuits for low power. We present a powerful sequential logic optimization method that is based on selectively <italic>precomputing</italic> the output logic values of the circuit one clock cycle before they are required, and using the precomputed values to reduce internal switching activity in… (More)

In this paper, we propose an exact algorithm that maximizes the sharing of partial terms in multiple constant multiplication (MCM) operations. We model this problem as a Boolean network that covers all possible partial terms which may be used to generate the set of coefficients in the MCM instance. The PIs to this network are shifted versions of the MCM… (More)

- Levent Aksoy, Eduardo A. C. da Costa, Paulo F. Flores, José C. Monteiro
- IEEE Transactions on Computer-Aided Design of…
- 2008

The main contribution of this paper is an exact common subexpression elimination algorithm for the optimum sharing of partial terms in multiple constant multiplications (MCMs). We model this problem as a Boolean network that covers all possible partial terms that may be used to generate the set of coefficients in the MCM instance. We cast this problem into… (More)

- Chi-Ying Tsui, José C. Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin
- IEEE Trans. VLSI Syst.
- 1995

Recently developed methods for power estimation have primarily focused on combinational logic We present a framework for the e cient and accurate estimation of average power dissi pation in sequential circuits Switching activity is the primary cause of power dissipation in CMOS circuits Accurate switching activity estimation for sequential circuits is… (More)

- José C. Monteiro, Srinivas Devadas, Abhijit Ghosh
- ICCAD
- 1993

Switching activity is the primary cause of power dissipation in CMOS combinational and sequential circuits. We give a method of estimating power in pipelined sequential CMOS circuits that accurately models the correlation between the vectors applied to the combinational logic of the circuit. We explore the implications of the observation that the switching… (More)

- José C. Costa, José C. Monteiro, Srinivas Devadas
- ISLPED
- 1997

We describe a method of polynomial simulation to calculate switching activities in a general-delay combinational logic circuit. This method is a generalization of the exact signal probability evaluation method due to Parker and McCluskey, which as been extended to handle temporal correlation and arbitrary transport delays. Our method is parameterized by a… (More)

- Vagner Santos Da Rosa, Eduardo A. C. da Costa, José C. Monteiro, Sergio Bampi
- Proceedings. SBCCI 2004. 17th Symposium on…
- 2004

This work presents a method to design parallel digital finite impulse response (FIR) filters for hardwired (fixed coefficients) implementation with reduced number of adders and logic depth in the multiplier block. The proposed method uses a combination of two approaches: first, the reduction of the coefficients to N-Power-of-Two (NPT) terms, where N is the… (More)

Permission to make digital/hard copy of all or part of this work for personal or class-room use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otherwise,… (More)

- José C. Monteiro, Arlindo L. Oliveira
- DAC
- 1998

Clock-gating techniques have been shown to be very effective in the reduction of the switching activity in sequential logic circuits. In this paper we describe a new clock-gating technique based on finite state machine (FSM) decomposition. We compute two sub-FSMs that together have the same functionality as the original FSM. For all the transitions within… (More)

- Paulo F. Flores, José C. Costa, Horácio C. Neto, José C. Monteiro, Joao Marques-Silva
- VLSI Design
- 1999

For a significant number of electronic systems used in safety-critical applications circuit testing is performed periodically. For these systems, power dissipation due to Built-In Self Test (BIST) can represent a significant percentage of the overall power dissipation. One approach to minimize power consumption in these systems consists of test pattern… (More)