Jong Kiun Kiet

  • Citations Per Year
Learn More
This paper proposes a scheme that can detect SEU errors occurring in an FPGA configuration SRAM cell (CRAM) in a time-efficient manner (>40X faster or <2 ms). The concept and design implementation of the proposed scheme is described in detail. This is a low-cost solution as most of the implementation reuses existing circuits. In addition, the benefits of(More)
  • 1