John Wolczanski

Learn More
This article presents a digitally controlled analog frequency-locked loop used for VCO characterization and test. The proposed scheme allows a frequency tuning better than 8 parts per million (ppm). The AFLL is implemented in 32nm CMOS technology and standard CMOS library cells are used for all the digital blocks. The AFLL comprises a 17-bit frequency(More)
In this work, a digitally assisted frequency locked loop is implemented using 32-nm CMOS technology and acts as a 20-GHz frequency synthesizer. The frequency difference between the reference clock and the VCO output is obtained using a pair of 18- bit counters. Also, an offset value is added to the counter output to tune the VCO frequency in closed loop.(More)
  • 1