John Recchio

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Many-core chip architectures are now feasible, but the power consumption of electrical networks-on-chip does not scale well. Silicon photonic NoCs (PNoCs) are more scalable and power efficient, but floorplan optimization is challenging. Prior work optimizes PNoC floorplans through simultaneous place and route, but does not address cross-layer effects that(More)
  • 1