Johann Knechtel

Learn More
—Despite numerous advantages of three-dimensional (3D) ICs, their commercial success remains limited. In part, this is due to the wide availability of trustworthy intellectual property (IP) blocks developed for 2D ICs and proven through repeated use. Block-based design reuse is imperative for heterogeneous 3D ICs where memory, logic, analog and(More)
The current trend towards 3D integration requires new layout representations specifically designed to take 3D-specific constraints into account and to facilitate efficient design algorithms. We observe that it is difficult to compare and evaluate these layout-specific data structures. In this paper, we first present a detailed investigation of modern layout(More)
In 3D-IC integration and its implied resource optimization, a particularly critical resource is <i>deadspace</i> --- regions <i>between</i> floorplan blocks. Deadspace is required for through-silicon via (TSV) planning and other related design tasks, but the effective use of this limited and highly-contested resource requires effort. While most previous(More)
—Three-dimensional integrated circuits rely on optimized interconnect structures for blocks which are spread among one or multiple dies. We demonstrate how 2D and 3D block alignment can be efficiently utilized for structural planning of different interconnects. To realize this, we extend the corner block list and provide effective techniques for 3D layout(More)
The concept of 3D chip stacks has been advocated by both industry and academia for many years, and hailed as one of the most promising approaches to meet ever-increasing demands for performance, functionality and power consumption going forward. However, a multitude of challenges has thus far obstructed large-scale transition from "classical" 2D chips to(More)
—Three-dimensional integrated circuits hold great promise for performance improvement and power savings, by reducing space and wiring. However, the technology comes with new challenges already during early stages such as the development of adequate floorplan representations. Moreover, it is required to deal with increased thermal stress in 3D integrated(More)
The reuse of predesigned intellectual property (IP) blocks is critical for the commercial success of three-dimensional (3D) electronic circuits. In practice, IP blocks can be specified as rectangular as well as rectilinear 2D blocks. The 3D equivalent of 2D rectilinear blocks, orthogonal polyhedra, may be utilized for modeling tightly interconnected(More)
  • 1