József Sziray

Suggest Changes
  • Citations Per Year
Learn More
The paper presents a test calculation principle which serves for producing tests of switch-level logic faults in CMOS digital circuits. The considered fault model includes stuck-at-0/1 logic faults(More)
  • 1