Jitendra M. Apte

Learn More
Design planning is emerging as a solution to some of the most difficult challenges of the deep-submicron VLSl design era. Reducing design turnaround time for extremely large designs with ever-increasing clock speeds, while ensuring first-pass implementation success, is exhausting the capabilities of traditional design tools. To solve this problem, we have(More)
  • 1