- Full text PDF available (0)
- This year (0)
- Last 5 years (0)
- Last 10 years (1)
Leakage is one of today's most important VLSI design issues, and ASIC design tools require accurate library leakage models. Leakage models have been traditionally derived from Spice simulation, but this approach is difficult and inflexible. Further, Spice simulation may not be possible for all IP in the library. We propose a new approach to modeling leakage… (More)
We describe an electrical EEG artifact seen during continuous renal replacement therapy (CRRT). This artifact was spiky waves that disappeared with grounding of the CRRT device allowing accurate interpretation of the EEG tracing.