Jens Döge

  • Citations Per Year
Learn More
The verification of a design’s adherence to its specification has been and still is a major problem within the EDA community. Multiple issues like completeness, consistency, and the speed of the verification process are being researched without any feasible solution at hand. This article introduces a technique of normalizing properties and transforming 164(More)
Imagers with programmable, highly parallel signal processing execute computationally intensive processing steps directly on the sensor, thereby allowing early reduction of the amount of data to relevant features. For the purposes of architectural exploration during development of a novel Vision-System-on-Chip (VSoC), it has been modelled on system level.(More)
This work aims to develop a universal and flexibly programmable image sensor SoC for a variety of industrial image acquisition and processing applications. It is comprised of an array of 1024×1024 pixel cells with a pitch of 8.75 μm and features linear/logarithmic characteristics. In logarithmic mode, dynamic range exceeds 120 dB. The fully programmable,(More)
An analytical model of the photoresponse of p-n junctions un­ der a point source illumination is presented. The model mea­ sures the response of different regions of the pixel in terms of current. Both p-n+ and P-Nwell junction photodiodes were fabricated in a standard UMC 90nm technology and tested. Model and experimental data reveal a similar behaviour.
FPGAs are a key enabling technology for rapid and efficient system prototyping and initial commissioning of newly developed integrated circuits. One major aspect is the setup and control of interface components between devices under test (DUT) and the FPGA infrastructure. So, as to maintain high flexibility in conjunction with the ability to deal with(More)
  • 1