Jean-Olivier Plouchart

Suggest Changes
Learn More
We report two DPLLs fabricated in a standard 65 nm bulk CMOS process. One PLL, targeting 1-to-2 GHz clock generation for the ASIC consumer market, is realized using a 5-stage static CMOS-ring(More)