• Publications
  • Influence
Test Versus Security: Past and Present
TLDR
We present a survey on the state-of-the-art in scan-based side-channel attacks on symmetric and public-key cryptographic hardware implementations, both in the absence and presence of advanced DfT structures. Expand
  • 66
  • 4
  • PDF
Scan Attacks and Countermeasures in Presence of Scan Response Compactors
TLDR
The conflict between security and testability is still a concern of hardware designers. Expand
  • 49
  • 4
A novel differential scan attack on advanced DFT structures
TLDR
Scan chains insertion is the most common technique to ensure the testability of digital cores, providing high fault coverage. Expand
  • 40
  • 3
Secure JTAG Implementation Using Schnorr Protocol
TLDR
In this paper we propose a novel architecture that implements a secure JTAG interface. Expand
  • 31
  • 3
  • PDF
A smart test controller for scan chains in secure circuits
TLDR
In this paper we present a smart test controller that is able to prevent all known scan attacks. Expand
  • 21
  • 3
  • PDF
Are advanced DfT structures sufficient for preventing scan-attacks?
TLDR
We show that DfT structures, regardless of their nature, do not inherently enhance security and that specific additional countermeasures are still needed. Expand
  • 65
  • 2
New security threats against chips containing scan chain structures
TLDR
We present a new generic scan attack that covers a wide range of industrial test infrastructures, including spatial response compressors. Expand
  • 62
  • 1
  • PDF
Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison
TLDR
We propose a novel DfT technique for scan design that provides testing facilities both at production time and over the course of the circuit's life. Expand
  • 29
  • 1
  • PDF
A New Scan Attack on RSA in Presence of Industrial Countermeasures
TLDR
This paper proposes a new scan-based side-channel attack on RSA public-key cryptographic implementations in the presence of advanced Design for Testability (DfT) techniques. Expand
  • 32
  • PDF
A scan-based attack on Elliptic Curve Cryptosystems in presence of industrial Design-for-Testability structures
TLDR
This paper presents a scan-based attack on hardware implementations of Elliptic Curve Cryptosystems (ECC). Expand
  • 20
  • PDF