Jasper C. C. Chang

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Timing analysis becomes profound for modern VLSI designs. <i>Functional timing analysis</i> (FTA) has emerged to eliminate false paths and provide better timing closure than traditional <i>static timing analysis</i> (STA). However, signal transitions effect, such as <i>multiple input switching</i> (MIS), which changes the pin-to-pin delay of a gate as well(More)
  • 1