• Publications
  • Influence
Analog Weights in ReRAM DNN Accelerators
TLDR
This paper presents a novel scheme in alleviating the single-bit-per-device restriction by exploiting frequency dependence of v-i plane hysteresis, and assigning kernel information not only to the device conductance but also partially distributing it to the frequency of a time-varying input. Expand
  • 12
  • PDF
Adaptive Precision CNN Accelerator Using Radix-X Parallel Connected Memristor Crossbars
TLDR
In this paper, we develop an adaptive precision method by varying the number of memristors at each crosspoint, and demonstrate how to efficiently represent negative weights using a single column line. Expand
  • 10
  • PDF
A Novel Universal Interface for Constructing Memory Elements for Circuit Applications
TLDR
The rapid expansion of analog and neuromorphic memristive applications has proven that their reconfigurable and reprogrammable characteristics will be major proponents for pushing beyond Moore’s Law. Expand
  • 5
Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications
TLDR
With the advent of dedicated Deep Learning (DL) accelerators and neuromorphic processors, new opportunities are emerging for applying deep and Spiking Neural Network (SNN) algorithms to healthcare and biomedical applications at the edge. Expand
  • 1
  • PDF
A Memristor-CMOS Braun Multiplier Array for Arithmetic Pipelining
TLDR
We propose a memristor-CMOS hybrid multiplier which uses a Braun structure to enable segmentation of the multiplier array to process various multiplication operations simultaneously with reconfigurable bit-widths by varying a control signal, all on the same multiplier. Expand
  • 1
Adaptive Synaptic Memory via Lithium Ion Modulation in RRAM Devices.
Biologically plausible computing systems require fine-grain tuning of analog synaptic characteristics. In this study, lithium-doped silicate resistive random access memory with a titanium nitrideExpand
High-Density Memristor-CMOS Ternary Logic Family
TLDR
This paper presents the first experimental demonstrationof a ternary memristor-CMOS logic family. Expand
A Behavioral Model of Digital Resistive Switching for Systems Level DNN Acceleration
TLDR
The deployment of IoT has brought on the generation of massive amounts of data in need of analysis. Expand