Jaroslav Flidr

Learn More
We introduce a power-aware microsensor architecture supporting a wide operational power range (from <1 mW to >10 W). The platform consists of a family of modules that follow a common set of design principles. Each module includes a local power microcontroller, power switches, and isolation switches to enable independent power-down control of modules and(More)
Hash functions are among the most widespread cryptographic primi-tives, and are currently used in multiple cryptographic schemes and security protocols such as IPSec and SSL. In this paper, we compare and contrast hardware implementations of the newly proposed draft hash standard SHA-512, and the old standard, SHA-1. In our implementation based on Xilinx(More)
One of the fundamental challenges for modern high-performance network interfaces is the processing capabilities required to process packets at high speeds. Simply transmitting or receiving data at gigabit speeds fully utilizes the CPU on a standard workstation. Any processing that must be done to the data, whether at the application layer or the network(More)
A new breed of network intensive "e-science" applications are emerging that require a new perspective on how networks provide resources to the user. These e-science applications often have large raw capacity requirements (tens of gigabits/second) and require global reach. The discipline scientists expect this type of performance to be deterministic and(More)
We introduce a power-aware microsensor architecture supporting a wide operational power range (from &lt;1mW to &gt;10W). The platform consists of a family of modules that follow a common set of design principles. Each module includes a local power microcontroller, power switches, and isolation switches to enable independent power-down control of modules and(More)
Bandwidth-intensive applications compete directly with the operating system's network stack for CPU cycles. This is particularly true when the stack performs security protocols such as IPsec; the additional load of complex cryptographic transforms overwhelms modern CPUs when data rates exceed 100 Mbps. This paper describes a network-processing accelerator(More)
Authors retain copyright to all submitted papers, but have granted unlimited redistribution rights to all as a condition of submission. Abstract We introduce a distributed sensor architecture which enables high-performance 32-bit Linux capabilities to be embedded in a sensor which operates at the average power overhead of a small microcontroller. Adapting(More)
  • 1