James W. Joyner

Learn More
A three-dimensional wire-length distribution is derived and applied to determine an optimal n-tier multilevel interconnect architecture for a 0.1 µm ASIC. Ideally, utilization of a three-dimensional architecture consisting of four strata for an interconnect limited layout area leads to a 14 times increase in clock frequency, a 92% reduction in total area,(More)
  • 1