Jagdish Rao

  • Citations Per Year
Learn More
Today's deep sub-micron semiconductor technology has enabled large-scale integration of multi-million gates consisting of reusable intellectual property (IP), on-chip memory and user-defined logic on a single chip. The design of such SoC has introduced several challenges in terms of increased design complexity in the areas of functional verification, timing(More)
  • 1