J.P. Victorey

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
An advanced high-performance CMOS process and associated gate array and semicustom design approaches are described. Designed for rapid custom application, the process utilizes an n-well 1.2-µm gate length and two layers of metal. The gate array has a density of 10000 2-input gates with typical delays of 1.25 ns while the semicustom approach offers(More)
  • 1