We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Sorry, we do not have enough data to show an influence graph for this author.
Learn More
This work extends the mesh array transistor topology concept to CMOS compatible power transistors, suitable for higher integration, best ESD protection and high voltage applications, namely in power management. An efficient methodology to design such transistor topology using commercial EDA tools with parameterised cells, is also explained. Prototypes were(More)
  • 1