J. G. Anjana

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Hierarchy of cache levels plays a major role for a faster memory access compared to direct main memory access for information recently used by a processor. In this paper, we propose a three level cache structure with additional decoder for much faster accesses. The three level caches maintains data redundancy and decoder helps to enable part of cache memory(More)
  • 1